

# Rad-hard Standard Cells Design in 28nm TSMC

Cristiano Calligaro, RedCat Devices, [c.calligaro@redcatdevices.it](mailto:c.calligaro@redcatdevices.it)



# Pignoletto

# *Effects of HEPs*

The main aspect of integrated circuits to be used for space applications is the resistance to radiation. Outside earth (meaning in electronic equipment for satellites, probes or spacecrafts) many particles (electrons, protons, high energy ions) collide with silicon devices releasing energy and affecting working operations.

There are two main effects of radiations on silicon devices:

1. **Total Ionizing Dose (TID);**
2. **Single Event Effect (SEE).**

Total Ionizing Dose gives a progressive degradation of the devices thus taking the chip to a general malfunction after months or years.

Single Event Effects is strongly dependent on the amount (and nature) of energized particles and in the worst case can be destructive (SEL, Single Event Latch-up).


# Radiation Environment

Single Event Effects are mainly due to:

1. Galactic cosmic rays (85% protons and 25% heavy ions [1])
2. Cosmic solar particles (heavy ions and protons produced by solar flares)
3. Protons trapped in radiation belts

Cumulative Effects are mainly due to:


1. Protons trapped in radiation belts
2. Electrons trapped in radiation belts
3. Protons from solar flares



J. Srour and J. McGarrity, "Radiation Effects on Microelectronics in Space", Proc. Of the IEEE, vol 76 n 11 Nov 1988 pp 1443-1469


# HEPs generation at transistor level

Charged particles hit MOS transistor in all directions and HEPs are generated; In oxides (STI and thin gate oxide) holes can be trapped. The effect is expected to be minimal in the channel for 28nm process. Intra-device leakage should not be a problem.




# Inter Device Leakage

Inter device leakage occurs between different transistors supposed to be insulated each to the other (N-MOS vs N-MOS or N-MOS vs N-WELL). Inter device leakage may be critical in analog design (e.g. ADC, Op-Amp, etc...). Inter-device leakage must be considered.



# Single Event Effects: Hard Errors


These effects are due to the interaction between a single particle (e.g. heavy ion) and silicon. If the released energy (LET, Linear Energy Transfer) is sufficiently high a latch-up may occur in CMOS structures (SEL, Single Event Latch-up) or a gate may be broken (SEGR, Single Event Gate Rupture). SEL mitigation must be considered in 28nm process.



# Single Event Effects: Soft Errors (SEU)

SEU (Single Event Upset) has been observed for the first time in 1979 in bipolar Flip-Flops. Actually SEUs are the worst soft errors because of scaling down of silicon processes:

1. Lower "Critical Charge" for submicron technologies;
2. Large number of transistors and increased complexity.



# Standard cell base line: RadLibN65GP

The base line for RadLibN28 standard cell library is represented by the already existing RadLibN65GP (TSMC 65nm General Purpose). RadLibN28 is under development and will not consider ELTs.

The image displays two windows from the RedCat Schematics software. The left window, titled 'TheLibraryN65GP.sch', shows a grid of standard cells. The top row contains inverters (x1), NAND gates (x2, x4, x8, x12, x16, x20), and OR gates (x3). The bottom row contains various logic blocks labeled 'Logic10DFR81.sym' through 'Logic10SDFR82.sym'. A large white number '87' is overlaid on the right side of this window. The right window, titled 'Logic10INV.gds [Logic10INV]', shows a physical layout of an inverter cell. The layout includes various layers such as metal, polysilicon, and oxide, with a scale bar of 0.5 μm. A large white number '42' is overlaid on the right side of this window. The software interface includes menus like 'File', 'Edit', 'Options', 'View', 'Properties', 'Layers', 'Tools', 'Symbol', 'Highlight', 'Simulation', 'Netlist', 'Simulate', 'Waves', 'Help' and a toolbar with icons for 'Back', 'Forward', 'Select', 'Move', 'Ruler', 'Add', 'Polygon', 'Box', 'Text', 'Path', 'Instance', 'Partial'. A 'Layers' panel on the right lists layers like NW 3/0, PO 17/0, OD 6/0, PP 25/0, NP 26/0, C0 30/0, M1 31/0, M1\_pn 131/0, V1 51/0, M2 32/0, M2\_pn 132/0, prBoundary, Text 127/0, M3 33/0, M4 34/0, M5 35/0, M6 36/0, M7 37/0, V2 52/0, V3 53/0, V4 54/0, V5 55/0, V6 56/0, M1\_abs 131/..., M2\_abs 132/..., M3\_pn 133/0, and M3\_abs 133/83. A 'Layer Toolbox' at the bottom right has options for Color, Frame color, Stipple, Animation, Style, and Visibility.

# RadLibN28

Starting from already existing standard cell libraries in N28 the goal is to shape radiation hardened standard cells keeping the compatibility in terms of grid and power rails.


Table 1.1 Physical Design Specifications

(1) Core and coarse grain cell

Design Dimension	Physical Dimension
Drawn Gate Length	0.035
Vertical Pin Grid	0.1
Horizontal Pin Grid	0.140
Cell Power & Ground Rail Width	0.15




TCBN28HPCPLUSBWP12T30P140 Datasheet



# Fully digital approach

Each standard cell must be shaped to fit P&R requirements in a standard CMOS digital flow (from verilog to GDSII).





# Key blocks for standard cell compiler

Starting from a limited set of standard cells (inverter, nand, nor) and closing elements the full library will be compiled using RedGenesis internal tool.

Fine tuning on TSMC 28nm!!!!

The screenshot displays the RedGenesis interface with three main windows:

- Library Description:** A text editor showing the definition of a cell named 'DL1'. It lists components (inverters, switches, capacitors), pins, and nets with their connections.
- Library Compiler:** A text editor showing the compilation script for 'sclibgen\_single.lym'. It contains commands to generate various cell types like 'MUX2', 'Inverter', and 'BUF'.
- Physical Layout:** A graphical view of the compiled circuit on a grid, with a legend on the right listing layers and materials such as NW 3/0, PO 17/0, OD 6/0, etc.

Yellow arrows indicate the flow from the Library Description to the Library Compiler, and then to the Physical Layout.

Physical Layout

**KLayout 0.26.5 - TheLibrary\_N28.gds [TheLibra**

**Library Description**

```

1 |CELLNAME: DL1
2 |PRIMITIVE: YES
3 |COMPONENTS:
4 | + INV I0
5 | + INV I1
6 | + INV I2
7 | + SWI I3
8 | + SWI I15
9 | + CAP_x1 I9
10 | + INV I5
11 | + INV I6
12 | + INV I7
13 | + INV I8
14 |PTNS:
15 |
16 |
17 |
18 |
19 | + M3 [12,0] [17,0] * V2 * # I3/EP to I15/EN
20 | + M2 [17,8] [17,6] [16,6] * * * # I3/EP to I15/EN
21 | + M3 [4,6] [12,6] V2 V2 * # I0/Y to I3/EN
22 | + M2 [12,6] [13,6] [13,9] * * * # I3/EN to I15/EP
23 | + M3 [13,9] [16,9] V2 V2 * # I3/EN to I15/EP
24 | + M3 [15,6] [19,6] V2 V2 * # I3/Y to I15/Y
25 | + M3 [19,6] [20,6] * V2 * # I15/Y to I9/A
26 | + M3 [18,7] [26,7] V2 V2 * # I15/A to I5/Y
27 | + M3 [24,8] [30,8] V2 V2 * # I5/A to I6/Y
28 | + M3 [20,6] [28,6] V2 V2 * # I6/A to I7/A
29 | + M3 [28,6] [32,6] V2 V2 * # I6/A to I7/A
30 | + M3 [30,8] [36,8] V2 V2 * # I6/Y to I8/A
31 |END

```

**Library Compiler**

```

596 | alignLayer,
597 |   $GDS_OUTPUT_DIRNAME
598 | )
599 |
600 | puts "-----"
601 | require 'CELL_GEN/ScLibgen P_MUX2'
602 | ScLibgen_P_MUX2.generate_P_MUX2(layout, cellList, cell
603 | )
604 | puts "Sezione Inverter -----"
605 | require 'CELL_GEN/ScLibgenINV'
606 | ScLibgenINV.generateINV(layout, cellList, cellPrefix,
607 |   require 'CELL_GEN/ScLibgenINV_x2'
608 |   ScLibgenINV_x2.generateINV_x2(layout, cellList, cellPr
609 |   require 'CELL_GEN/ScLibgenINV_x4'
610 | )
611 |
612 |
613 |
614 |
615 | require 'CELL_GEN/ScLibgenINV_x16'
616 | ScLibgenINV_x16.generateINV_x16(layout, cellList, cell
617 |   require 'CELL_GEN/ScLibgenINV_x20'
618 |   ScLibgenINV_x20.generateINV_x20(layout, cellList, cell
619 | )
620 | puts "Sezione BUF-----"
621 | require 'CELL_GEN/ScLibgenBUF'
622 | ScLibgenBUF.generateBUF(layout, cellList, cellPrefix,
623 |   require 'CELL_GEN/ScLibgenBUF_x2'
624 |   ScLibgenBUF_x2.generateBUF_x2(layout, cellList, cellPr
625 |   require 'CELL_GEN/ScLibgenBUF_x4'
626 |   ScLibgenBUF_x4.generateBUF_x4(layout, cellList, cellPr
627 |   require 'CELL_GEN/ScLibgenBUF_x8'

```

**powered by RedGenesis**

**Physical Layout**



POR FESR 2014-2020 / INNOVAZIONE E COMPETITIVITÀ

---

Thanks for your Attention!!

